## Claim Amendments

Please amend claims 1-4, 7, 8, 11-15, 17, 20-25, 33-35, 37, 40-41, 43-44 as follows:

Please cancel claims 19, 26, 36, and 42 as follows:

Please add new claims 45-48 as follows:

## Claims as Amended

- 1. (currently amended) A method of forming a multi-level semiconductor device wiring interconnect structure according to a low temperature process comprising the steps of:
- a) forming a dielectric insulating layer over a conductive portion;
- b) forming a via opening in closed communication with the conductive portion;
  - c) forming a first barrier layer to line the via opening;

- d) then forming a layer of AlCu to fill the via opening to form an AlCu via including a portion of said AlCu layer overlying the first dielectric insulating layer; and,
- e) forming the portion to form an AlCu interconnect line from said ALCU portion over the AlCu via, wherein a second barrier layer is optionally formed on said AlCu interconnect line;

wherein process steps c) and d) are carried out at a temperature of less than about 400 degrees Centigrade.

- 2. (currently amended) The method of claim 1, wherein steps a) through e) are repeated to sequentially form an overlying AlCu via followed by contiquous with an overlying AlCu interconnect line.
- 3. (currently amended) The method of claim 1, wherein the step of forming a layer of AlCu via process is comprises a magnetron sputtering process carried out at [[a]] from about room temperature less than to about 400 °C.
- 4. (currently amended) The method of claim 3, wherein the AlCu

via magnetron sputtering process is carried out at pressure less
than about 5 milliTorr.

- 5. (original) The method of claim 1, wherein the dielectric insulating layer is selected from the group consisting of carbon doped silicon oxide, organo silicate glass (OSG), and fluorinated silicate glass (FSG).
- 6. (original) The method of claim 1, wherein the dielectric insulating layer consists essentially of fluorinated silicate glass (FSG).
- 7. (currently amended) The method of claim 1, wherein the <u>first</u> and <u>second</u> barrier layers is selected from the group consisting of Ti/TiN, TiN, Ta, TaN, and combinations thereof.
- 8. (currently amended) The method of claim 1, wherein the conductive area portion comprises silicide electrical contact areas comprising a CMOS transistor portion selected from the group consisting of a gate electrode and source and drain regions.
- 9. (original) The method of claim 8, wherein the silicide

electrical contact areas comprise a metal silicide selected from the group consisting of  $TiSi_2$  and  $CoSi_2$ .

- 10. (original) The method of claim 8, wherein the CMOS transistor forms a portion of a circuit selected from the group consisting of logic circuitry, memory circuitry, analog circuitry, or combinations thereof.
- 11. (currently amended) The method of claim 1, wherein steps a) through  $[[f]]\underline{e}$  are repeated to form at least 3 metallization layers over a PMD layer.
- 12. (currently amended) The method of claim 1, wherein steps a) through  $[[f]]\underline{e}$  are repeated to form a multi-level semiconductor device consisting essentially of AlCu wiring.
- 13. (currently amended) A method of forming a multi-level semiconductor device wiring interconnect structure according to a low temperature process to improve electrical properties including an electro-migration resistance and electrical resistance comprising the steps of:
  - a) forming a dielectric insulating layer over a conductive

U.S.S.N. 10,813,784

portion;

wherein the conductive portion comprises salicide electrical contact areas comprising a CMOS transistor portion;

- b) forming a via opening in closed communication with the conductive portion;
  - c) forming a barrier layer to line the via opening;
- d) forming a layer of AlCu at a temperature less than about 400 °C to fill the via opening to form an AlCu via including a portion of said AlCu layer overlying the first dielectric insulating layer;
- e) forming the portion to form an AlCu interconnect line from said portion of said AlCu layer over the AlCu via; and,
- f) optionally forming a second barrier layer over on the AlCu interconnect line;
- 14. (currently amended) The method of claim 13, wherein steps [[a]]b) through f) are repeated in overlying dielectric

<u>insulating layers</u> to sequentially form <del>overlying</del> AlCu vias followed by <u>and overlying</u> AlCu interconnect lines through at least 3 metallization levels.

- 15. (currently amended) The method of claim 13, wherein the process step of forming an AlCu layer is a carried out at pressures less than about 5 milliTorr.
- 16. (original) The method of claim 13, wherein the dielectric insulating layer consists essentially of fluorinated silicate glass (FSG).
- 17. (currently amended) The method of claim 13, wherein the via openings are formed with an aspect ratio greater than 1.5.
- 18. (original) The method of claim 13, wherein the barrier layers are selected from the group consisting of Ti/TiN, TiN, Ta, TaN, and combinations thereof.
- 19. cancelled
- 20. (currently amended) The method of claim [[19]]  $\underline{13}$ , wherein the salicide electrical contact areas comprise a metal silicide

selected from the group consisting of TiSi2 and CoSi2.

- 21. (currently amended) The method of claim [[19]] 13, wherein the CMOS transistor forms a portion of a circuit selected from the group consisting of logic circuitry, memory circuitry, analog circuitry, and combinations thereof.
- 22. (currently amended) The method of claim 13, wherein steps [[a]] b) through f) are repeated are repeated in overlying dielectric insulating layers to form at least 3 metallization layers over a PMD layer.
- 23. (currently amended) The method of claim 13, wherein steps [[a]] b) through f) are repeated in overlying dielectric insulating layers to form a multi-level semiconductor device consisting essentially of AlCu wiring.
- 24. (currently amended) A multi-level wiring interconnect structure for a semiconductor device comprising:
- a) a dielectric insulating layer over a conductive portion said conductive portion selected from the group consisting of tungsten, metal silicide, copper, and AlCu;

- b) an AlCu via comprising a first barrier layer formed in the first dielectric insulating layer in closed communication with the conductive portion; and,
- c) an AlCu interconnect line comprising a second barrier

  layer disposed on and contiguous with the AlCu via[[,]] and over

  the first dielectric insulating layer;

wherein a second barrier layer encapsulates the AlCu interconnect line on three sides.

- 25. (original) The multi-level wiring interconnect structure of claim 24, wherein structure portions a) through c) are stacked sequentially to comprise at least three metallization layers.
- 26. cancelled
- 27. (original) The multi-level wiring interconnect structure of claim 24, wherein structure portions a) through c) are stacked sequentially to form a multi-level semiconductor device consisting essentially of AlCu wiring.

- 28. (original) The multi-level wiring interconnect structure of claim 24, wherein the dielectric insulating layer is selected from the group consisting of carbon doped silicon oxide, organo silicate glass (OSG), and fluorinated silicate glass (FSG).
- 29. (original) The multi-level wiring interconnect structure of claim 24, wherein the dielectric insulating layer consists essentially of fluorinated silicate glass (FSG).
- 30. (original) The multi-level wiring interconnect structure of claim 24, via openings are formed with an aspect ratio greater than 1.5.
- 31. (original) The multi-level wiring interconnect structure of claim 24, wherein the first and second barrier layers are selected from the group consisting of Ti/TiN, TiN, Ta, TaN, and combinations thereof.
- 32. (original) The multi-level wiring interconnect structure of claim 24, wherein the conductive portion comprises silicide electrical contact areas comprising a CMOS transistor portion selected from the group consisting of a gate electrode and source and drain regions.

- 33. (currently amended) The multi-level wiring interconnect structure of claim  $\frac{31}{32}$ , wherein the silicide electrical contact areas comprise a metal silicide selected from the group consisting of TiSi<sub>2</sub> and CoSi<sub>2</sub>.
- 34. (currently amended) The multi-level wiring interconnect structure of claim 31 32, wherein the CMOS transistor forms a portion of a circuit selected from the group consisting of logic circuitry, memory circuitry, analog circuitry, and combinations thereof.
- 35. (currently amended) A multi-level wiring interconnect structure for a semiconductor device comprising:
  - a) a dielectric insulating layer over a conductive portion;

wherein the conductive portion comprises salicide electrical contact areas comprising a CMOS transistor portion;

b) an AlCu via comprising a barrier layer <u>lining the AlCu</u> via opening, said via opening formed in the <del>first</del> dielectric insulating layer in closed communication with the conductive

U.S.S.N. 10,813,784

portion;

wherein structure portions [[a]]b) through b) are is stacked sequentially in overlying dielectric insulating layers to comprise at least three metallization layers.

- 36. cancelled.
- 37. (currently amended) The multi-level wiring interconnect structure of claim 35, wherein structure portion[[s]] [[a]]b) through c) are is stacked sequentially in overlying dielectric insulating layers to form a multi-level semiconductor device consisting essentially of AlCu wiring.
- 38. (original) The multi-level wiring interconnect structure of claim 35, wherein the dielectric insulating layer is selected from the group consisting of carbon doped silicon oxide, organo silicate glass (OSG), and fluorinated silicate glass (FSG).
- 39. (original) The multi-level wiring interconnect structure of claim 35, wherein the dielectric insulating layer consists essentially of fluorinated silicate glass (FSG).

- 40. (currently amended) The multi-level wiring interconnect structure of claim 35, wherein said via opening[[s]] are is formed with an aspect ratio grater than 1.5.
- 41. (currently amended) The multi-level wiring interconnect structure of claim 35, wherein the barrier layer[[s]] are is selected from the group consisting of Ti/TiN, TiN, Ta, TaN, and combinations thereof.

## 42. cancelled

- 43. (currently amended) The multi-level wiring interconnect structure of claim 35 [[42]], wherein the silicide electrical contact areas comprise a metal silicide selected from the group consisting of TiSi<sub>2</sub> and CoSi<sub>2</sub>.
- 44. (currently amended) The multi-level wiring interconnect structure of claim 35 [[42]], wherein the CMOS transistor forms a portion of a circuit selected from the group consisting of logic circuitry, memory circuitry, analog circuitry, and combinations thereof.
- 45. (new) The method of claim 1, wherein the second barrier

U.S.S.N. 10,813,784

layer is formed to encapsulate said AlCu interconnect line on three sides.

- 46. (new) The method of claim 13, wherein the second barrier layer is formed to encapsulate said AlCu interconnect line on three sides.
- 47. (new) The multi-level wiring interconnect structure of claim 35, further comprising an AlCu interconnect line disposed on the AlCu via.
- 48. (new) The multi-level wiring interconnect structure of claim 47 further comprising a second barrier layer on the AlCu interconnect line.